guezoloic/jetson-orin-tc358743
1
0
Fork 0
mirror of https://github.com/guezoloic/jetson-orin-tc358743.git synced 2026-01-25 12:34:14 +00:00
Code Issues Packages Projects Releases Wiki Activity

feat: add dts config (not tested)

Browse Source
This commit is contained in:
Loïc GUEZO
2025-07-23 22:41:28 +02:00
commit e36c8762d2
1 changed files with 129 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

129
tegra234-p3768-camera-toshiba-tc358743.dts Normal file
View File

@@ -0,0 +1,129 @@
/dts-v1/;
/plugin/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/gpio/tegra234-gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/clock/tegra234-clock.h>
#include <dt-bindings/tegra234-p3767-0000-common.h>
/ {
compatible = JETSON_COMPATIBLE_P3768;
jetson-header-name = "Jetson 24pin CSI Connector";
overlay-name = "TC358743 OVERLAY";
/* i2c configuration */
fragment@0 {
/* /bus@0/i2c@3180000 */
target = <&cam_i2c>;
__overlay__ {
status = "okay";
#address-cells = <1>;
#size-cells = <0>;
tc358743@f {
compatible = "toshiba,tc358743";
reg = <0x0f>;
status = "okay";
/* gpio pins */
reset-gpios = <&gpio TEGRA234_MAIN_GPIO(G, 2) GPIO_ACTIVE_LOW>;
interrupt-parent = <&gpio>;
interrupts = <TEGRA234_MAIN_GPIO(G, 3) IRQ_TYPE_LEVEL_HIGH>;
/* clock */
clocks = <&bpmp TEGRA234_CLK_EXTPERIPH1>;
clock-names = "refclk";
assigned-clocks = <&bpmp TEGRA234_CLK_EXTPERIPH1>;
assigned-clock-rates = <27000000>;
refclk_hz = <27000000>;
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
tc358743_out: endpoint {
port-index = <0>;
bus-width = <2>;
data-lanes = <1 2>;
clock-noncontinuous;
link-frequencies = /bits/ 64 <297000000>;
remote-endpoint = <&csi_in>;
};
};
};
};
};
};
/* nvcsi configuration (cam0 port chip) */
fragment@1 {
/* /bus@0/host1x@13e00000/nvcsi@15a00000 */
target = <&nvcsi>;
__overlay__ {
status = "okay";
num-channels = <1>;
channel@0 {
status = "okay";
reg = <0>;
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
status = "okay";
reg = <0>;
csi_in: endpoint@0 {
port-index = <0>;
bus-width = <2>;
remote-endpoint = <&tc358743_out>;
};
};
port@1 {
status = "okay";
reg = <1>;
csi_out: endpoint@1 {
remote-endpoint = <&vi_in>;
};
};
};
};
};
};
/*vi configuration */
fragment@2 {
/* /tegra-capture-vi */
target = <&capture_vi>;
__overlay__ {
status = "okay";
num-channels = <1>;
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
status = "okay";
reg = <0>;
vi_in: endpoint {
port-index = <0>;
bus-width = <2>;
remote-endpoint = <&csi_out>;
};
};
};
};
};
};